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Abstract— Thermal balancing and reducing hot-spots are two
important challenges facing the MPSoC designers. In this work,
we model the thermal behavior of a MPSoC as a control the-
ory problem which enables the design of an optimum frequency
controller without depending on the thermal proﬁle of the chip.
The optimization performed by the controller is targeted to
achieve thermal balancing on the MPSoC thermal proﬁle to avoid
hotspots and improve its reliability. The proposed system is able
to perform an on-line minimization of chip thermal gradients
based on both scheduler requirements and the chip thermal pro-
ﬁle. We compare this with state of the art thermal management
approaches. Our comparison shows that the proposed system of-
fers a better both thermal proﬁle (temperature differences higher
than 4◦C have been reduced from 27.9% to 0.45%) and perfor-
mance (up to 32% task waiting time reduction).
I. INTRODUCTION
With the advance of technology, the number of functional
units and cores integrated on a chip is increasing. Today, sev-
eral commercial multi-core architectures with few cores to sev-
eral tens of cores such as IBM’s Cell [1], Sun’s Niagara [2] and
Tilera’s 64-core architecture [3] are available. In order to im-
plement these systems, semiconductor industry is facing sev-
eral technological challenges. It is predicted that in the near
future, peak power dissipation and consequent thermal impli-
cations will be a major performance bottleneck for multi-core
systems [5]. Temperature gradients and hot-spots not only af-
fect the performance of the system, but also lead to unreliable
circuit operation and affect the life-time of the chip [4], thus
thermal management/balancing for MPSoCs is a critical matter
to tackle.
In the last years, thermal management/balancing techniques
received a lot of attention as a collateral effect of increas-
ing power density. Adaptive mechanism focusing on handling
key micro-architectural hotspots have been proposed in [9]
and [14]. In [15] and [13] a signiﬁcant reduction in localized
hotspots has been obtained using thread migration techniques.
The problem with these techniques is that they perform the op-
timization using task migration which requires extra operations
to be performed and increases chip power consumption.
Another way, less power consuming to perform thermal bal-
ancing is by employing dynamic frequency and voltage scal-
ing (DVFS) based techniques. The idea has been proposed
in several works [8] - [10]. The major problem of all these
approaches is that they are targeting power density reductions
with the effect of reducing overall temperature. However this
does not directly imply that thermal gradients between differ-
ent components are minimized or individual hot spots do not
appear [6], [13].
A very recent approach tackles processor power optimiza-
tions and thermal balancing optimization together using con-
vex optimization [11]. The problem is that in order to make
the system feasible from an implementation and convex mod-
elling perspective, several simplifying assumptions needed to
be made. These assumptions such as having the whole ﬂoor-
plan all at the same temperature, undermine the overall opti-
mality of the policy.
In this work, there are two main contributions to the state
of the art of thermal balancing for MPSoCs. The ﬁrst one is
the model of the thermal behavior of a MPSoC as a control
theory problem. This representation enables the design of an
optimum frequency controller without the need of having the
thermal proﬁle of the chip at design time. The overall system
has been modelled using a state space representation [27] hav-
ing as input parameters scheduler requirements and as output
both the amount of workload executed and the MPSoC thermal
proﬁle. The thermal proﬁle is also the feedback signal used by
the controller as input data to perform thermal balancing. The
second contribution is an optimum solution to the frequency
assignment problem for thermal balancing of MPSoC based on
a linear quadratic regulator.
Our results show that the proposed system guarantees that
scenarios with dangerous thermal proﬁles are avoided while
matching the application performance requirements. The pro-
posed thermal balancing approach offers a better thermal pro-
ﬁle since the time spent by the MPSoC in scenarios where tem-
perature differences among cores are higher than 4◦C has been
reduced from 27.9% to 0.45% compared with state-of-the-art
techniques. In addition to that, in contrast to compared meth-
ods, scenarios with temperature differences higher than 7◦C
are completely avoided. Performance is also improved since
task waiting time before execution experiences up to 32.8% re-
duction compared with convex based techniques.
This paper is organized as follows. In Section 2, we
overview related work on thermal and power balancing tech-
niques. In Section 3 we present our control model for MPSoC.
Section 4 describes our thermal balancing policy. Then, in Sec-
tion 5 we present our experimental results and we compare our
proposed thermal balancing system with state-of-the-art solu-
tions to this problem. Finally, in Section 6, we summarize the
main conclusions of the paper.
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II. RELATED WORK
Many researchers in computer architecture have recently fo-
cused on power balancing and thermal control for multi-core
systems and MPSoCs [13], [8], [9]. Processor power optimiza-
tion and balancing using DVFS have been proposed in several
works [8], [10]. All these techniques are targeted to reducing
power density. This has the effect of reducing overall tempera-
ture. However thermal gradients between different components
are not deﬁnitely minimized or individual hot spots do not ap-
pear [6], [13].
Adaptive mechanism focusing on handling key micro-
architectural hotspots have been proposed in [9] and [14]. In
[15] and [13] a signiﬁcant reduction in localized hotspots has
been obtained using thread migration techniques. Temperature
management at system-level, for a set of scheduling mecha-
nism for MPSoC has been presented in [16] and [17].
Several groups have addressed the problem of thermal mod-
elling and simulation at different levels of abstraction. Finite-
difference time domain [18], ﬁnite element [19], and Green-
function [20] based algorithms have been applied in order to
model MPSoCs. In [6] a thermal/power model for super-scalar
architectures is presented. In [28], the use of feedback control
theory is proposed as a way to implement adaptive techniques
in the processor architecture. Most of these existing thermal
management techniques are based on monitoring and tuning
processor frequencies or instruction fetch operations that do
not result in optimum solutions. Moreover they fail to consider
transient temperature variations and to guarantee that hotspot
formation is avoided.
In [11] a new approach to the problem has been proposed.
In this case, convex optimization has been used to solve the
frequency assignment problem having as target power and
hotspots minimization. This kind of optimization is a com-
plex operation that cannot be performed online. The input pa-
rameters needed for the optimization are the thermal proﬁle,
chip physical parameters and scheduler requirements. How-
ever, apart from chip parameters, the other two input data can
assume many values. Thus, to make the system feasible for
a run-time optimization, only few conﬁgurations for both the
thermal proﬁle and scheduler requirements can be analyzed in
practice and stored in a look-up table for the run-time opera-
tion of the system. This assumption undermines the optimality
of this method. The problem is that the optimization system
assumes a uniform thermal proﬁle as initial condition of the
convex optimization process. As this condition does not hold
on the run-time real chip thermal proﬁle, there is no guarantee
that hotspots are avoided by applying the convex optimization
to the MPSoC system.
III. CONTROL THEORY MODEL FOR MPSOC
A. High level description
The thermal balancing of a MPSoC can be seen from a con-
trol theory perspective as the problem of minimizing thermal
gradients on the MPSoC having the chip thermal proﬁle as a
feedback signal and scheduler requirements as input reference
signal. The block diagram of the proposed control system is
shown in Figure 1. The architecture is a single loop feedback
discrete time control system [27]. The overall system consists
Fig. 1. Control system block diagram.
of a plant to control (the MPSoC) and the thermal balancing
regulator. The function of the regulator is to control the plant
to achieve thermal balancing on the MPSoC thermal proﬁle. Its
internal architecture is described in detail in next section. In or-
der to be able to control the MPSoC, the regulator uses an input
signal and a feedback signal coming from the plant. The input
signal represents the scheduling requirements that the system
has to satisfy, while the thermal proﬁle is the feedback sig-
nal that the regulator uses to monitor the plant. The output of
the regulator is the MPSoC frequency assignment. From the
user point of view, input data to the system is the amount of
workload that is translated to the scheduler in an input average
frequency requirement. As output the user sees only executed
tasks and the delay of tasks before execution.
B. State space heat propagation model
In order to model the physical structure of the MPSoC, two
types of layers have been used: the silicon layer and the heat
spreading copper layer [21]. The chip ﬂoorplan has been di-
vided into several thermal cells of cubic shape. Every single
functional unit in the ﬂoorplan can be represented by one or
more thermal cells of the silicon layer. Thermal modelling is
computed by considering the heat conductances G and capaci-
tances C of the cells as calculated and validated in [6] and [21].
The thermal model that we want to represent is nonlinear and in
addition to that coefﬁcients are temperature-dependent [21]. To
be able to represent the thermal model using a linear, time in-
variant discrete-time system representation, the solution of the
differential equations modelling the heat ﬂow inside the MP-
SoC system has to be linearized. This mathematical operation
has been performed assuming a worst case scenario.
From control theory [27] we know that every linear, time
invariant discrete-time system can be represented with the fol-
lowing equations:
x(k + 1) = Ax(k) + Bu(k) + W (1)
y(k) = Cx(k) + Du(k) (2)
where at time k, x(k) is the plant’s state, u(k) is its input and
y(k) is its outputs. The temperature value of each cell is the
state x of our system. This means that in our case we have
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Fig. 2. Maximum percentage error between the temperature of cells of the
silicon layer and the ones of the copper layer on it, normalized to the
difference between the silicon temperature and the ambient one (300◦K).
x that is a vector with 2n entries where n is the number of
blocks composing the ﬂoorplan for each of the two layers. The
input of the system u is the square of the input frequencies of
the cores. This means that assuming a p-core system, u is a
vector of size p. The output y of our system is the temperature
observed by the on-chip thermal sensors placed in the silicon
layer. Matrixes A,B,C,D and W can be computed according
to a bijective correspondence between the model describing the
heat ﬂow inside the MPSoC by using discrete-time differential
equations and previous state-space representation [27].
In order to allow the regulator to control the system, the over-
all state of the system must be known by the regulator. This
means that the temperature of every single cell in which the
ﬂoorplan has been divided must be known. Temperature of sil-
icon cells are obtained from on-chip thermal sensors, but ther-
mal values of copper cells are not. The basic approach to es-
timate these temperatures is to use a state estimator [27], but
this approach requires expensive circuits in terms of both area
and power consumption [29]. Figure 2, shows that using our
modelling method only a small approximation error (i.e. less
than 2%) is committed by approximating the temperature of a
certain copper cell and the one located in the same position of
the silicon layer.
IV. THERMAL BALANCING POLICY
The issue we have to address is the temperature and power
difference minimization problem of a linear time-discrete sys-
tem subjected to constraints. Constraints are performance re-
quirements to be satisﬁed, thermal balancing and hotspot pre-
vention. In order to solve this problem, we propose the regula-
tor scheme of Figure 1.
If Max Temp (the maximum MPSoC temperature) is less
than a certain threshold (Tmax), the overall system presented
in Figure 1 is basically a linear feedback system, where MP-
SoC frequencies are calculated simply by subtracting from the
input average frequency requirement the product of the thermal
proﬁle and the controller matrix gain K. The emergency satura-
tion block (in Figure 1) just saturates the regulated frequencies
to a certain value when the maximum MPSoC temperature is
higher than the threshold Tmax. This allows the MPSoC to
cool down and so to reduce its maximum temperature in case
of overheating.
As linear regulator, we decided to use a linear quadratic reg-
ulator (LQR). LQR is an optimum regulator obtained by mini-
mizing a cost function J related to both the state and the con-
trol, thus the control problem we need to solve can be formal-
ized in the following way:
J(u) =
inf∑
k=1
(x(k)TQx(k) + u(k)TRu(k)) (3)
min : J(u) (4)
s.t. : 0 ≤ fi(k) ≤ Fmax ∀ i, k (5)
f21:p(k) = u(k) ∀ k (6)
x(k + 1) = Ax(k) + Bu(k) + W ∀ k (7)
y(k) = Cx(k) + Du(k) ∀ k (8)
where p is the number of cores processing the tasks, x(k) is the
state of the system at time k, fi(k) is the frequency of core i
at time k, and Fmax is the maximum allowable working fre-
quency. Equations 7 and 8 have been described in section III.
According to Equation 3, matrix Q is related to hotspot min-
imization while matrix R is related to the power saving con-
straint. The weights associated with those matrixes represent
respectively the importance that hotspot minimization or power
saving has in the optimization process. Inequality 5 deﬁnes the
range of working frequencies that can be used. Equation 6 de-
ﬁnes the relation between the input signal u and the working
frequencies. Equations 7 and 8 deﬁne the evolution of the sys-
tem according to the present state and inputs. Regarding Equa-
tion 4, from control theory we know that that for every matrix Q
semi-deﬁned positive and for every matrix R positive deﬁned,
it always exist an optimum solution that minimizes the cost
function J . This minimization process is independent from the
average workload constraint favg(k) coming from the sched-
uler at time k. To force the system to be regulated by taking
into account this constraint, the bias signal favg(k) called ’in-
put average frequency requirement’ is added to the control loop
as shown in Figure 1. The result of this quadratic optimization
problem is the gain matrix K which provides the thermal bal-
ancing frequency regulation. Current frequencies values are
obtained by simply multiplying the thermal proﬁle of the MP-
SoC by the gain of the regulator and subtracting it from the
input average scheduler frequency requirements.
This is the main contribution that makes the major distinc-
tion with state-of-the-art techniques for thermal management
presented in [11], [8] - [10]. The fact that the design of the op-
timum frequency controller does not require the run-time tem-
perature proﬁle of the system is a big advantage. Because of
this reason, the exact result of the optimization can be obtained
for any MPSoC thermal proﬁle by simply multiplying the state
vector x by matrix K. In [11] the optimization requires a perfect
knowledge of the thermal proﬁle that cannot be made at design
time. This limitation undermines the optimality of its results.
On the contrary, this method performs an optimum control on
a model that perfectly represent the real state the MPSoC, by
taking into account in a very exact way the dynamic state of the
system.
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A. Frequency regulator design phase
The state feedback controller gain K from literature [27] can
be calculated in the following way:
K = (BTn SBn + R)
−1(BTn SAn) (9)
where S is the inﬁnite horizon solution of the discrete-time
Riccati equation associated to this system [27]. An and Bn
are equivalent to matrixes A and B of Equation 1, to model the
same discrete-time system for the different sampling time used
to apply the policy (i.e. 100ms, see section 5 for more details).
The solution of the previous equation exists only if matrix Q is
positive semi-deﬁnite and matrix R is positive deﬁnite. In ad-
dition, it has been proved [27] that if our system is stabilizable
and detectable, by minimizing the cost function, we make also
the system stable.
B. Thermal balancing runtime phase
If the chip maximum temperature is under a predeﬁned
threshold during the on-line optimization phase, the optimum
frequency assignment to achieve thermal balancing is calcu-
lated using the following equation:
u(k) = favg(k)−K · x(k) (10)
where at time k, x(k) is the current state from equation 1 and
favg(k) the current average frequency constraint required in
order to fulﬁll performance requirements. The number of mul-
tiplication and additions Nop required every time the policy is
applied at runtime, is given by the following equation:
Nop = n · p (11)
where n is the number of cells of each layer of the ﬂoorplan and
p is the number of cores of the system. All these operations are
required every time Tpol the policy is applied (typically every
100ms). Moreover the time required to execute all the Nop op-
erations should be small compared with both Tpol and the time
required by the chip to change signiﬁcantly its thermal proﬁle
Tprof . The value of Tprof depends on chip ﬂoorplan techno-
logical parameters and can be estimated using cycle accurate
thermal simulators such as the ones presented in [6] and [21].
According to the previous considerations, and to our exper-
imental model (for more details see next section) where the
number of cores p equals 8 and n equals 30, the number of re-
quired multiplications and additions equal to 30 ·8 = 240. This
operations need to be performed every 100ms. In order to cal-
culate power and area cost of the just designed control system,
we use the circuits implementation data provided by [12], [26]
and [23]. In our case we choose to have 4 subthreshold multi-
pliers in parallel, bringing to a multiplication delay of 1.28ms
and an overall area occupation (including sensors, multipliers,
adders and the additional wiring and control logic) negligible
to the one of the chip (less than 1mm2). Moreover the mul-
tiplication can be computed using a look-up table stored in an
on-chip memory. This can be accomplished if the number of
thermal cells is small and a certain degree of approximation in
the thermal proﬁle is accepted.
Fig. 3. The Simpliﬁed ﬂoorplan of a MPSoC architecture resembling the Suns
Niagara MPSoC [22], [2].
V. EXPERIMENTAL RESULTS
A. Experimental setup
For the experiments, we consider an architecture resembling
the 8-core Niagara architecture from Sun Microsystems [22],
[2], which has a size of 378mm2. The ﬂoorplan of the ar-
chitecture is presented in Figure 3. As this ﬁgure shows, we
modelled the ﬂoorplan in order to have more or less the same
effective size (empty areas are not considered in the simpliﬁca-
tion process). The ﬂoorplan has been modelled using blocks of
3mm side each.
The architecture has a maximum operating frequency of 1.2
GHz and the maximum power consumption of each processor
core at this frequency to be 4 W [2]. In order to implement the
voltage and frequency scaling techniques, we use 5 working
frequencies and voltages in the range from 1.2-0GHz. The to-
tal power consumption of all the other elements of the MPSoC
has been assumed to be 30% of the power consumption of the
processing cores, according to [2]. Values regarding thermal
resistances, silicon thickness and copper layer thickness have
been taken from [24], [25] and [2]. The policy is applied every
100ms while the simulation step for the discrete time integra-
tion of the RC thermal model has been set to 200μs.
With respect to thermal balancing, in our set-up we focus
more on keeping the thermal proﬁle uniform rather than min-
imizing power consumption. Thus in Equation 4 we mini-
mize thermal unbalancing while respecting a certain maximum
power limit. To simulate the system we use the execution char-
acteristics of tasks from a mix of different benchmarks, ranging
from web-accessing to playing multimedia [17].
B. Comparisons and results
In this section we compare the proposed enhancements and
solutions with previous ones using the simulation environment
just described. More speciﬁcally, we assess the optimality of
the proposed control theory based method for thermal balanc-
ing with respect to the following policies and techniques:
• Convex Optimization [11] using an 8X8 table: 8 frequen-
cies values analyzed and 8 temperature values analyzed.
• Convex Optimization [11] using a 32X32 table: 32 fre-
quencies values analyzed and 32 temperature values ana-
lyzed.
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Fig. 4. Delay of tasks before execution. Percentage increase in average delay
compared with the proposed method.
• Global DVFS: this technique matches the application per-
formance level with the frequencies of the cores. The tem-
perature control is performed when the maximum temper-
ature of the chip reaches the threshold value of 375◦K. In
this case the overall system frequency is reduced by 50%
until both the next time the policy is applied and the max-
imum temperature is inside the safety region.
• Local DVFS: it is exactly like the Global DVFS except
that only the frequency of the core exceeding the temper-
ature threshold level is reduced. Thus the overheating in
some part of the chip does not have impact on the overall
system, improving its performance.
B.1 Performance analysis
The ﬁrst set of experiments compares the performance of the
8-core Niagara MPSoC when different thermal control and bal-
ancing techniques are applied. Figure 4 shows the average
increase in waiting time of tasks for the different policies in
relation to the proposed method. This ﬁgure shows how the
proposed technique outperforms previous ones while satisfy-
ing temperature constraints all over the MPSoC. Up to 32.8%
improvement is obtained by the proposed method respect to the
8x8 table convex technique proposed in [11]. Up to 47.5% de-
lay reduction can be noted comparing with a global DVFS ap-
proach that does not provide any thermal balancing warranties
and only prevents thermal runaway, as already outlined by [11].
Among all compared techniques, the best performance in av-
erage task delay before execution is offered by a 32x32 table
based convex technique, which is still 17.7% worse compared
with the proposed method.
Furthermore, it is important to notice that convex-based
techniques and the proposed method study the problem from
a global point of view ensuring that every single subpart of
the MPSoC fulﬁlls performance requirements while ensuring a
safe thermal behavior of the system. On the contrary, DVFS
based techniques do not analyze the system from a theoreti-
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Fig. 5. Statistics related to the maximum temperature between the cores of the
8-core Niagara MPSoC.
cal point of view, and they only react at the run-time thermal
state of the system every time the policy is applied. Because of
this fact, they do not perform any thermal balancing or ensure
from a theoretical viewpoint that temperature constraints are
fully satisﬁed during the overall system operation [11]. This
is the main reason of their worst performance compared to the
proposed method or convex based techniques.
B.2 Thermal balancing analysis
We focus now on the convex-based methods [11] and the pro-
posed approach. Thus, in this set of experiments, we compare
maximum absolute temperature differences between all cores
and derive statistical informations about their distribution. The
results are shown in Figure 5.
The chip, according to the ideal thermal balancing target,
should stay the highest percentage of time possible in bins with
small temperature variations. As Figure 5 shows, all convex-
based techniques show worse thermal balancing capabilities
compared with the proposed one. Indeed, the proposed method
is able to keep temperature differences among cores lower than
2◦C for more than 66% of the time. This is 8x more than
convex based techniques. In addition to that, the regulator,
in contrast to convex based techniques keeps the temperature
between cores always below 7◦C. Moreover, temperature dif-
ferences between 4◦C and 7◦C are greatly reduced (less than
0.5%) compared with a 27% and 33% of convex-based meth-
ods. Thus Figure 5 shows that the proposed method offers bet-
ter overall thermal balancing and prevents signiﬁcantly better
potential hotspots inside the MPSoC.
Figure 6 shows the maximum run-time temperature differ-
ence between two cores for the convex policy and the proposed
method. As this ﬁgure shows, the proposed method is much
more efﬁcient in reducing temperature differences, achieving
always values in the range between 0◦C and 4◦C. Nonethe-
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Fig. 6. Maximum temperature difference between two cores during run-time
execution for the proposed policy and the convex one.
less, the convex method shows differences larger than 7◦C.
The reason of this improved thermal balancing is given by
the higher level of accuracy of our control theory based ap-
proach to capture the run-time thermal proﬁle of the MPSoC
and build the optimum frequency regulation system.
VI. CONCLUSION
Reducing hot-spots and achieving thermal balancing are two
important challenges facing the MPSoC designers. In this
work, we model the thermal behavior of an MPSoC as a con-
trol theory problem, and then, we propose an optimum solu-
tion to the frequency assignment problem for thermal balanc-
ing based on a linear quadratic regulator. We have compared
the proposed approach with state-of-the-art thermal manage-
ment methods on a industrial 8-core MPSoC platforms running
real SoC benchmarks.
Our results show that, from the performance point of view,
the proposed control theory approach achieves better perfor-
mance ﬁgures than other approaches. Namely results show a
32.84% improvements in the task waiting time compared to an
8x8 table convex technique and a 47.5% improvement com-
pared with a global DVFS scheme. Moreover, from the relia-
bility point of view, the thermal proﬁle of the MPSoC, when
the proposed policy is applied, shows temperature differences
among cores lower than 2◦C for more than 66% of the time,
which is 8× more than the best thermal balancing technique
(i.e., convex-based optimization) presented in the literature.
Hence, the overall statistical distribution of thermal proﬁle dif-
ferences over time is improved signiﬁcantly with the presented
approach in comparison to other state-of-the-art approaches.
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